( en | de | ru )

 

Disambiguation of "Yoshihara, Tsutomu"

Author of the publication

copydeleteadd this publication to your clipboard
A precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAMs.

, , , , , and . IEEE J. Solid State Circuits, 35 (8): 1179-1185 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tsutomu Munakata

Tsutomu Haga

 

Other publications of authors with the same name

A novel charge recovery logic structure with complementary pass-transistor network., , and . ISOCC, page 17-20. IEEE, (2012)Design methodology of embedded DRAM with virtual-socket architecture., , , , , , , and . IEEE J. Solid State Circuits, 36 (1): 46-54 (2001)Double charge pump circuit with triple charge sharing clock scheme., , , and . ASICON, page 128-132. IEEE, (2011)A non-rectifier wireless power transmission system using on-chip inductor., , and . ASICON, page 112-115. IEEE, (2011)Low-Power On-Chip Charge-Recycling DC-DC Conversion Circuit and System., , , , , and . IEEE J. Solid State Circuits, 48 (11): 2608-2617 (2013)A novel charge sharing charge pump for energy harvesting application., , , , and . ISOCC, page 373-376. IEEE, (2011)A CMOS voltage reference combining body effect with switched-current technique., , and . ISOCC, page 92-95. IEEE, (2012)CMOS low-power subthreshold reference voltage utilizing self-biased body effect., , , and . ASICON, page 516-519. IEEE, (2011)Word error control algorithm through multi-reading for NAND Flash memories., and . ASICON, page 236-239. IEEE, (2011)A 65 nm Embedded SRAM With Wafer Level Burn-In Mode, Leak-Bit Redundancy and Cu E-Trim Fuse for Known Good Die., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 43 (1): 96-108 (2008)