( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
SMPS: an FPGA-based prototyping environment for multiprocessor embedded systems (abstract only).

, , , , , и . FPGA, стр. 273. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vilma Anupöld

Anup Das

Anup Pradhan

Anup Bhattacharya

Anup Ramachandran

 

Другие публикации лиц с тем же именем

SMPS: an FPGA-based prototyping environment for multiprocessor embedded systems (abstract only)., , , , , и . FPGA, стр. 273. ACM, (2005)An Automated Traffic Generation Framework for Performance Evaluation of Networks-on-Chip for Real World Use Cases., , , , и . ISPASS, стр. 81-83. IEEE, (2021)Traffic Driven Automated Synthesis of Network-on-Chip from Physically Aware Behavioral Specification., , , , и . ISVLSI, стр. 122-127. IEEE, (2019)Automated Synthesis of Custom Networks-on-Chip for Real World Applications., , , , , и . ICCAD, стр. 41:1-41:9. IEEE, (2020)SoC Synthesis with Automatic Hardware Software Interface Generation., , , , , и . VLSI Design, стр. 585-. IEEE Computer Society, (2003)Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures., , , и . DATE, стр. 730-735. IEEE Computer Society, (2005)A Trimaran Based Framework for Exploring the Design Space of VLIW ASIPs with Coarse Grain Functional Units., , , , и . ISSS, стр. 2-7. ACM / IEEE Computer Society, (2002)Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-Chip., , , , и . DAC, стр. 61-66. IEEE, (2021)