( en | de | ru )

 

Disambiguation of "Easwaran, Arvind"

Author of the publication

copydeleteadd this publication to your clipboard
A Self-Reconfiguring Cache Architecture to Improve Control Quality in Cyber-Physical Systems.

, , , , , and . ISORC, page 116-123. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hariharan Easwaran

Arvind Batra

Arvind Agarwal

Arvind Krishnamurthy

Arvind Dev

 

Other publications of authors with the same name

Area-constrained technology mapping for in-memory computing using ReRAM devices., , and . ASP-DAC, page 69-74. IEEE, (2017)Dynamic Budget Management with Service Guarantees for Mixed-Criticality Systems., and . CoRR, (2020)Combining Task-level and System-level Scheduling Modes for Mixed Criticality Systems., , , and . CoRR, (2020)A Game-Theoretic Approach to Secure Estimation and Control for Cyber-Physical Systems with a Digital Twin., and . ICCPS, page 20-29. IEEE, (2020)Evaluation of an artificial pancreas in in silico patients with online-tuned internal model control., , , and . Biomed. Signal Process. Control., (2018)CARTS: a tool for compositional analysis of real-time systems., , , , , , and . SIGBED Rev., 8 (1): 62-63 (2011)Authentication Protocol for Secure Automotive Systems: Benchmarking Post-Quantum Cryptography., , , , and . ISCAS, page 1-5. IEEE, (2020)Mixed-Criticality Scheduling to Minimize Makespan., , and . FSTTCS, volume 65 of LIPIcs, page 7:1-7:13. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2016)Resource Efficient Isolation Mechanisms in Mixed-Criticality Scheduling., , , and . ECRTS, page 13-24. IEEE Computer Society, (2015)Scheduling Sporadic Tasks on Multiprocessors with Mutual Exclusion Constraints., and . ICPP Workshops, page 50-57. IEEE Computer Society, (2009)