( en | de | ru )

 

Disambiguation of "Park, Jae-Woo"

Author of the publication

copydeleteadd this publication to your clipboard
A three-dimensional analysis of soft and hard tissue changes after a mandibular setback surgery.

, , , , , and . Comput. Methods Programs Biomed., 83 (3): 178-187 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kwang Woo Park

Jae-Woo Song

Sun-Woo Park

Jae Ho Park

Sang-Woo Park

 

Other publications of authors with the same name

An 18.24-Gb/s, 0.93-pJ/bit Receiver With an Input-Level-Sensing CDR Using Clock-Embedded C-PHY Signaling Over Trio Wires., , , , and . IEEE J. Solid State Circuits, 57 (3): 932-941 (2022)Semi-automatic and robust determination of dental arch form in dental cone-beam CT with B-spline approximation., , and . Comput. Methods Programs Biomed., (2019)Orthognathic surgical planning using graph CNN with dual embedding module: External validations with multi-hospital datasets., , , , , , , , , and 6 other author(s). Comput. Methods Programs Biomed., (December 2023)A 21Gb/s Duobinary Transceiver for GDDR interfaces with an Adaptive Equalizer., , , , , , , and . A-SSCC, page 1-3. IEEE, (2021)A three-dimensional analysis of soft and hard tissue changes after a mandibular setback surgery., , , , , and . Comput. Methods Programs Biomed., 83 (3): 178-187 (2006)A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer., , , , , , , and . IEEE J. Solid State Circuits, 57 (10): 3083-3093 (2022)Advances in microfluidics-based experimental methods for neuroscience research, , , and . Lab Chip, 13 (4): 509--521 (2013)Fully automated estimation of arch forms in cone-beam CT with cubic B-spline approximation: Evaluation of digital dental models with missing teeth., , and . Comput. Biol. Medicine, (2021)A 176-Stacked 512Gb 3b/Cell 3D-NAND Flash with 10.8Gb/mm2 Density with a Peripheral Circuit Under Cell Array Architecture., , , , , , , , , and 26 other author(s). ISSCC, page 422-423. IEEE, (2021)