( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Functional Equivalence Verification Tools in High-Level Synthesis Flows.

, , , и . IEEE Des. Test Comput., 26 (4): 88-95 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sanjay Mathur

Prashant Mathur

Jyotirmay Mathur

Jagdish Mathur

Chaitanya Mathur

 

Другие публикации лиц с тем же именем

Compression-relaxation: a new approach to performance driven placement for regular architectures., и . ICCAD, стр. 130-136. IEEE Computer Society / ACM, (1994)Improved Merging of Datapath Operators using Information Content and Required Precision Analysis., и . DAC, стр. 462-467. ACM, (2001)An Efficient Assertion Checker for Combinational Properties., , и . DAC, стр. 734-739. ACM Press, (1997)Deep-Learning Based Beam Selection Technique for 6G Millimeter Wave Communication., , , , , и . PIMRC, стр. 1380-1385. IEEE, (2022)Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAs., и . ED&TC, стр. 165-169. IEEE Computer Society, (1996)Graph Transformations for Improved Tree Height Reduction., , , , , и . VLSI Design, стр. 474-479. IEEE Computer Society, (2003)RATAN: A tool for rate analysis and rate constraint debugging for embedded systems., , и . ED&TC, стр. 2-6. IEEE Computer Society, (1997)Applications of Slack Neighborhood Graphs to Timing Driven Optimization Problems in FPGAs., , и . FPGA, стр. 118-124. ACM, (1995)Design for Verification in System-level Models and RTL., и . DAC, стр. 193-198. IEEE, (2007)Rate analysis for embedded systems., , и . ACM Trans. Design Autom. Electr. Syst., 3 (3): 408-436 (1998)