( en | de | ru )

 

Disambiguation of "Park, Chan Woo"

Author of the publication

copydeleteadd this publication to your clipboard
Comparison of the ratio of upper to lower chest wall in children with spastic quadriplegic cerebral palsy and normally developed children.

, , , , and . Yonsei Med J, 47 (2): 237--242 (April 2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chan Park

Kwang Woo Park

Sun-Woo Park

Soon-Chan Park

Chong-Woo Park

 

Other publications of authors with the same name

A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel., , and . Asia-Pacific Computer Systems Architecture Conference, volume 3189 of Lecture Notes in Computer Science, page 568-581. Springer, (2004)Lossless Compression Algorithm and Architecture for Reduced Memory Bandwidth Requirement with Improved Prediction Based on the Multiple DPCM Golomb-Rice Algorithm., , , , , , and . J. Web Eng., (2021)ANN-based Prediction of Nusselt Number and Stored Energy in PCM Heat Exchanger for Solar Heat Storage., , , and . BCD, page 94-98. IEEE, (2022)An Effective Load Balancing Scheme for 3D Texture-Based Sort-Last Parallel Volume Rendering on GPU Clusters., , , , and . IEICE Trans. Inf. Syst., 91-D (3): 846-856 (2008)An effective out-of-order execution control scheme for an embedded floating point coprocessor., , , , and . Microprocess. Microsystems, 27 (4): 171-180 (2003)A Bandwidth Reduction Scheme for 3D Texture-Based Volume Rendering on Commodity Graphics Hardware., , , , , and . ICCSA (2), volume 3044 of Lecture Notes in Computer Science, page 741-750. Springer, (2004)An Architecture and Implementation of Real-Time Sound Propagation Hardware for Mobile Devices., , , , , , , and . SIGGRAPH Asia, page 81:1-81:9. ACM, (2023)A Mid-Texturing Pixel Rasterization Pipeline Architecture for 3D Rendering Processors., , , , and . ASAP, page 173-. IEEE Computer Society, (2002)A Processor Architecture with Effective Memory System for Sort-Last Parallel Rendering., , , , , , , and . ARCS, volume 3894 of Lecture Notes in Computer Science, page 160-175. Springer, (2006)An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors., , , , and . IEEE Trans. Computers, 52 (11): 1501-1508 (2003)