From post

Reducing Overfitting in Deep Convolutional Neural Networks Using Redundancy Regularizer.

, , , , и . ICANN (2), том 10614 из Lecture Notes in Computer Science, стр. 49-55. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Asymmetric-access aware optimization for STT-RAM caches with process variations., , , , и . ACM Great Lakes Symposium on VLSI, стр. 143-148. ACM, (2013)A frequent-value based PRAM memory architecture., , , и . ASP-DAC, стр. 211-216. IEEE, (2011)Accelerate context switch by racetrack-SRAM hybrid cells., , и . NANOARCH, стр. 115-116. ACM, (2016)Rapid design space exploration of two-level unified caches., , , и . ISCAS, стр. 1937-1940. IEEE, (2014)EdgeFlow: Open-Source Multi-layer Data Flow Processing in Edge Computing for 5G and Beyond., , , , и . CoRR, (2018)Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface., , , и . ACM Trans. Archit. Code Optim., 10 (4): 24:1-24:25 (2013)Generalization in Generative Adversarial Networks: A Novel Perspective from Privacy Protection., , , , , , , и . NeurIPS, стр. 306-316. (2019)The Applications of NVM Technology in Hardware Security., , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 311-316. ACM, (2016)Tailor: removing redundant operations in memristive analog neural network accelerators., , , , и . DAC, стр. 1009-1014. ACM, (2022)CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture., , , , и . HPCA, стр. 368-379. IEEE Computer Society, (2014)