( en | de | ru )

 

Disambiguation of "Siek, Liter"

Author of the publication

copydeleteadd this publication to your clipboard
A Filter Bank Mismatch Calibration Technique for Frequency-Interleaved ADCs.

, , and . CSSP, 35 (11): 3847-3862 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vladas Literskis

Georg Literski

Karlheinz Siek

Karlheinz Siek

Karlheinz Siek

 

Other publications of authors with the same name

A digital switching scheme to reduce DAC glitches using code-dependent randomization., , , and . NorCAS, page 1-5. IEEE, (2021)Comparative Analysis of CMOS Latch-Driver Circuits for Current-Steering Digital-to-Analog Converters., , , and . MIXDES, page 93-98. IEEE, (2022)Electronically tunable MOSFET-based resistor used in a variable gain amplifier or filter., , and . ISIC, page 1-4. IEEE, (2016)Analysis and design of high performance frequency-interleaved ADC., , and . ISCAS, page 2022-2025. IEEE, (2013)A high speed tracking quantizer for Continuous-Time multi-bit sigma delta modulators., and . APCCAS, page 776-779. IEEE, (2010)A simplified approach for baseband recovery in SDR architectures., and . APCCAS, page 1059-1062. IEEE, (2010)A continuous switching mode step-down switched-capacitor regulator with inrush current control scheme., , and . ISIC, page 1-4. IEEE, (2016)Multiloop Control for Fast Transient DC-DC Converter., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 219-228 (2019)Comparative Analysis of Passive, Active, and Hybrid Cell Balancing for Optimal Battery Performance., , , , and . ICEIC, page 1-4. IEEE, (2024)A 9-bit body-biased vernier ring time-to-digital converter in 65 nm CMOS technology., , and . ISCAS, page 1650-1653. IEEE, (2015)