Author of the publication

A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS.

, , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3843-3853 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Active Object Tracking using Context Estimation: Handling Occlusions and Detecting Missing Targets., and . CoRR, (2019)Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (1): 48-61 (2020)KorMedMCQA: Multi-Choice Question Answering Benchmark for Korean Healthcare Professional Licensing Examinations., , , , and . CoRR, (2024)Higher-order Neural Additive Models: An Interpretable Machine Learning Model with Feature Interactions., , and . CoRR, (2022)Energy-Efficient ASIC Accelerators for Machine/Deep Learning Algorithms.. Arizona State University, Tempe, USA, (2019)base-search.net (ftarizonastateun:item:55506).Highly Optimized O-band Si Ring Modulators for Low-Power Hybrid CMOS-SiPho Transceivers., , , , , , , , , and 7 other author(s). OFC, page 1-3. IEEE, (2023)A Wide & Deep Learning Sharing Input Data for Regression Analysis., , and . BigComp, page 8-12. IEEE, (2020)Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits., , , , and . ICCD, page 443-446. IEEE Computer Society, (2015)End-to-end scalable FPGA accelerator for deep residual networks., , , , and . ISCAS, page 1-4. IEEE, (2017)High-performance face detection with CPU-FPGA acceleration., , , , , and . ISCAS, page 117-120. IEEE, (2016)