( en | de | ru )

 

Disambiguation of "Park, Hyun-Jung"

Author of the publication

copydeleteadd this publication to your clipboard
A Preliminary Study on Extracting the Collarette Features from the Iris Images.

, , , , , and . ASCC, page 1541-1543. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jung-Hyun Park

Hyun-Jung Park

Hyun-Soon Park

Hyun-Jong Park

Jeong-Hyun Park

 

Other publications of authors with the same name

Optimal Channel Estimation Algorithms for OFDM over Markov Channels., and . WCNC, page 1411-1416. IEEE, (2007)Current Measurement Transducer Based on Current-To-Voltage-To-Frequency Converting Ring Oscillator with Cascade Bias Circuit., , and . Sensors, 20 (2): 493 (2020)All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (11): 1023-1027 (2015)Deep-Learning-Based Resource Allocation for Transmit Power Minimization in Uplink NOMA IoT Cellular Networks., , and . IEEE Trans. Cogn. Commun. Netw., 9 (3): 708-721 (June 2023)Inference of reticulate evolutionary histories by maximum likelihood: the performance of information criteria., and . BMC Bioinform., 13 (S-19): S12 (2012)A Preliminary Study on Extracting the Collarette Features from the Iris Images., , , , , and . ASCC, page 1541-1543. IEEE, (2022)A Fitness Distance Correlation Measure for Evolutionary Trees., and . BICoB, volume 5462 of Lecture Notes in Computer Science, page 331-342. Springer, (2009)Joint Design of Uplink-Downlink MIMO Relay Networks Using Duality., , , and . IEICE Trans. Commun., 95-B (1): 333-336 (2012)All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (6): 1015-1025 (2018)ADDLL for Clock-Deskew Buffer in High-Performance SoCs., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1368-1373 (2013)