( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Non-Blocking Multistage Interconnection using Regular Clock Schemes for QCA Circuits.

, , , , и . SBCCI, стр. 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ana Helena Ferreira Ferreira

William Ferreira

Yvonne Ferreira

Jennifer Ferreira

Nelson Ferreira

 

Другие публикации лиц с тем же именем

Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks., , , и . SBCCI, стр. 17:1-17:7. ACM, (2015)A run-time modulo scheduling by using a binary translation mechanism., , , , , и . ICSAMOS, стр. 75-82. IEEE, (2014)Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping., , , и . SAMOS, том 3553 из Lecture Notes in Computer Science, стр. 41-50. Springer, (2005)A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures., , , и . ISVLSI, стр. 61-66. IEEE Computer Society, (2007)Reducing interconnection cost in coarse-grained dynamic computing through multistage network., , , , и . FPL, стр. 47-52. IEEE, (2008)Exploring Nanomagnetic Logic with Bennett Clocking., , , , и . SBCCI, стр. 1-6. IEEE, (2023)Google Colab CAD4U: Hands-On Cloud Laboratories for Digital Design., , , , и . ISCAS, стр. 1-5. IEEE, (2021)An NML in-plane Wire Crossing Structure., , , и . LASCAS, стр. 1-4. IEEE, (2022)RDSF: Everything at Same Place All at Once - A Random Decision Single Forest., , , , и . SBESC, стр. 1-6. IEEE, (2023)Is It Time to Include High-Level Synthesis Design in Digital System Education for Undergraduate Computer Engineers?, , , и . ISCAS, стр. 1-5. IEEE, (2021)