( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.

, , , , , , и . ISCA, стр. 764-775. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vikas Kumar

Vikas Madan

Vikas Mehrotra

Vikas Ramachandra

Vikas Sharma

 

Другие публикации лиц с тем же именем

PrivyNet: A Flexible Framework for Privacy-Preserving Deep Neural Network Training with A Fine-Grained Privacy Control., , , , и . CoRR, (2017)Monitoring Reliability in Embedded Processors - A Multi-layer View.. DAC, стр. 46:1-46:6. ACM, (2014)On the impact of gate oxide degradation on SRAM dynamic and static write-ability., и . ASP-DAC, стр. 707-712. IEEE, (2011)Physical design and FinFETs., , , , , , и . ISPD, стр. 65-68. ACM, (2014)HotChips security tutorial., , , и . Hot Chips Symposium, стр. 1-5. IEEE, (2014)Advanced memory topics., и . CICC, стр. 1. IEEE, (2012)Improving Efficiency in Neural Network Accelerator Using Operands Hamming Distance optimization., , , , и . CoRR, (2020)Asymmetric 6T SRAM with two-phase write and split bitline differential sensing for low voltage operation., , , , и . ISQED, стр. 139-146. IEEE, (2010)Improving Efficiency in Neural Network Accelerator using Operands Hamming Distance Optimization., , и . ASP-DAC, стр. 599-604. ACM, (2021)RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing., , , , , , , , , и 11 other автор(ы). ISCA, стр. 790-803. IEEE, (2020)