( en | de | ru )

 

Disambiguation of "Taura, Kenjiro"

Author of the publication

copydeleteadd this publication to your clipboard
BOLT: Optimizing OpenMP Parallel Regions with User-Level Threads.

, , , , and . PACT, page 29-42. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kenjiro Miyamoto

Daniel Taurat

Olaf Tauras

Bernhard Taurat

Sven Kenjiro Vogel

 

Other publications of authors with the same name

Design and implementation of a customizable work stealing scheduler., , and . ROSS@ICS, page 9:1-9:8. ACM, (2013)Pitfalls of InfiniBand with On-Demand Paging., , and . ISPASS, page 265-275. IEEE, (2021)High performance wide-area overlay using deadlock-free routing., , and . HPDC, page 81-90. ACM, (2009)Uni-Address Threads: Scalable Thread Management for RDMA-Based Work Stealing., and . HPDC, page 15-26. ACM, (2015)A scalable and efficient self-organizing failure detector for grid applications., , and . GRID, page 202-210. IEEE Computer Society, (2005)BOLT: Optimizing OpenMP Parallel Regions with User-Level Threads., , , , and . PACT, page 29-42. IEEE, (2019)An Efficient Compilation Framework for Languages Based on a Concurrent Process Calculus., , and . Euro-Par, volume 1300 of Lecture Notes in Computer Science, page 546-553. Springer, (1997)Automatic Identification and Precise Attribution of DRAM Bandwidth Contention., and . ICPP, page 34:1-34:11. ACM, (2020)Routing and resource discovery in Phoenix Grid-enabled message passing library., , and . CCGRID, page 670-677. IEEE Computer Society, (2004)Effectiveness of Moldable and Malleable Scheduling in Deep Learning Tasks., , , and . ICPADS, page 389-398. IEEE, (2018)