( en | de | ru )

 

Disambiguation of "Irwin, Mary Jane"

Author of the publication

copydeleteadd this publication to your clipboard
Architecture-level power estimation and design experiments.

, , and . ACM Trans. Design Autom. Electr. Syst., 6 (1): 50-66 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jane Mary Schröder

Mary Jane Grassley

Mary-Jane Sule

Georg Mary

Ryan Irwin

 

Other publications of authors with the same name

Exploiting communication complexity for multilevel logic synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (10): 1017-1027 (1990)Efficiently computing communication complexity for multilevel logic synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (5): 545-554 (1992)A hybrid NoC design for cache coherence optimization for chip multiprocessors., , , , , and . DAC, page 834-842. ACM, (2012)Secretary/Treasurer's Report.. SIGARCH Comput. Archit. News, 14 (4): 28 (1986)Number representations for reducing switched capacitance in subband coding., and . ICASSP, page 3125-3128. IEEE, (1998)Managing Leakage Energy in Cache Hierarchies., , , , , , and . J. Instruction-Level Parallelism, (2003)On the Effects of Process Variation in Network-on-Chip Architectures., , , , , , and . IEEE Trans. Dependable Secur. Comput., 7 (3): 240-254 (2010)Reduction of broadband noise in speech by spectral weighting.. ICASSP, page 1045-1051. IEEE, (1980)Accurate Estimation of Combinational Circuit Activity., , , and . DAC, page 618-622. ACM Press, (1995)Validation of an Architectural Level Power Analysis Technique., , , and . DAC, page 242-245. ACM Press, (1998)