Author of the publication

A Scalable Heterogeneous Integrated Two-Stage Vertical Power-Delivery Architecture for High-Performance Computing.

, , , , , , , , and . ISSCC, page 182-183. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A recursive house-of-cards digital power amplifier employing a λ/4-less Doherty power combiner in 65nm CMOS., , and . ESSCIRC, page 189-192. IEEE, (2016)A 22.3-nW, 4.55 cm2 Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz., , , , , , and . IEEE J. Solid State Circuits, 55 (6): 1530-1541 (2020)A Charge-Pump-based Digital LDO Employing an AC-Coupled High-Z Feedback Loop Towards a sub-4fs FoM and a 105, 000x Stable Dynamic Current Range., and . CICC, page 1-4. IEEE, (2019)Power Management for the Internet of Things.. CICC, page 1-105. IEEE, (2019)A 78 pW 1 b/s 2.4 GHz radio transmitter for near-zero-power sensing applications., , , , and . ESSCIRC, page 133-136. IEEE, (2013)18.1 An Optically-Addressed Nanowire-Based Retinal Prosthesis with 73% RF-to-Stimulation Power Efficiency and 20nC-to-3μ C Wireless Charge Telemetering., , , , , , and . ISSCC, page 276-278. IEEE, (2021)F4: Circuit and system techniques for mm-wave multi-antenna systems., , , , , and . ISSCC, page 511-513. IEEE, (2018)A 0.55V 16Mb/s 1.6mW non-coherent IR-UWB digital baseband with ±1ns synchronization accuracy., , , and . ISSCC, page 252-253. IEEE, (2009)A footprint-constrained efficiency roadmap for on-chip switched-capacitor DC-DC converters., and . ISCAS, page 2321-2324. IEEE, (2015)A 920MHz 16-FSK Receiver Achieving a Sensitivity of -103dBm at 0.6mW Via an Integrated N-Path Filter Bank., , and . VLSI Circuits, page 1-2. IEEE, (2020)