Author of the publication

ESRU: Extremely Low-Bit and Hardware-Efficient Stochastic Rounding Unit Design for Low-Bit DNN Training.

, , , , , , , , , , , and . DATE, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing., , , , , , , and . ISQED, page 314-321. IEEE, (2018)Tiny but Accurate: A Pruned, Quantized and Optimized Memristor Crossbar Framework for Ultra Efficient DNN Implementation., , , , , , , , and . CoRR, (2019)Achieving Real-Time Object Detection on MobileDevices with Neural Pruning Search., , , , , , and . CoRR, (2021)MTS-LOF: Medical Time-Series Representation Learning via Occlusion-Invariant Features., , , , and . CoRR, (2023)Hardware-efficient stochastic rounding unit design for DNN training: late breaking results., , , , , , , , , and 2 other author(s). DAC, page 1396-1397. ACM, (2022)Fault-Tolerant Deep Neural Networks for Processing-In-Memory based Autonomous Edge Systems., , , , , and . DATE, page 424-429. IEEE, (2022)Real-Time Mobile Acceleration of DNNs: From Computer Vision to Medical Applications., , , , , , , , and . ASP-DAC, page 581-586. ACM, (2021)MEST: Accurate and Fast Memory-Economic Sparse Training Framework on the Edge., , , , , , , , , and 6 other author(s). NeurIPS, page 20838-20850. (2021)A DNN Compression Framework for SOT-MRAM-based Processing-In-Memory Engine., , , , , and . SoCC, page 37-42. IEEE, (2020)Teachers Do More Than Teach: Compressing Image-to-Image Models., , , , , , and . CVPR, page 13600-13611. Computer Vision Foundation / IEEE, (2021)