Author of the publication

Optimal scheduling to minimize non-volatile memory access time with hardware cache.

, , , , and . VLSI-SoC, page 131-136. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization., , , , , and . NVMSA, page 1-2. IEEE, (2014)Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory., , , , , and . FPL, page 459-462. IEEE, (2008)Distributed Contrastive Learning for Medical Image Segmentation., , , , and . CoRR, (2022)Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory., , , , , and . J. Syst. Archit., 59 (7): 389-399 (2013)Towards Independent On-device Artificial Intelligence., and . ISVLSI, page 351. IEEE, (2022)CORUSCANT: Fast Efficient Processing-in-Racetrack Memories., , , , , and . MICRO, page 784-798. IEEE, (2022)Lightweight Run-Time Working Memory Compression for Deployment of Deep Neural Networks on Resource-Constrained MCUs., , , , and . ASP-DAC, page 607-614. ACM, (2021)AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory., , , , , and . DATE, page 625-628. IEEE, (2018)Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 584-592 (2011)Low Overhead Online Data Flow Tracking for Intermittently Powered Non-Volatile FPGAs., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 26:1-26:20 (2020)