( en | de | ru )

 

Disambiguation of "Sehgal, Vivek Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Implementation of a 64-bit RISC Processor Using VHDL.

, , , , and . UKSim, page 568-573. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vivek Kumar

Nagarajavel Vivekananthan

Vivek Venkataramani

Vivek Ramamurthy

Vivek Bose

 

Other publications of authors with the same name

A deep neural network based context-aware smart epidemic surveillance in smart cities., , and . Libr. Hi Tech, 40 (5): 1159-1178 (2022)An Embedded Platform for Intelligent Traffic Control., , , , and . EMS, page 541-545. IEEE Computer Society, (2010)Design and Implementation of a 64-bit RISC Processor Using VHDL., , , , and . UKSim, page 568-573. IEEE Computer Society, (2009)RJ-11 Interfaced Embedded Platform for DTMF Based Remote Control System., , , , , and . ESA, page 239-. CSREA Press, (2007)Smart Human Security Framework Using Internet of Things, Cloud and Fog Computing., , , and . ISI (2), volume 321 of Advances in Intelligent Systems and Computing, page 251-263. Springer, (2014)Parameteric coding of speech signals., , , , , and . ICUMT, page 1-5. IEEE, (2009)Security Analysis and Implementation of JUIT-Image Based Authentication System Using Kerberos Protocol., , , , , , , , , and 1 other author(s). ACIS-ICIS, page 575-580. IEEE Computer Society, (2008)Stochastic Modeling of Worm Propagation in Trusted Networks.. Security and Management, page 482-488. CSREA Press, (2006)DELSIC: A Delay Simulator for Interconnect Circuits., , , , , and . CDES, page 52-56. CSREA Press, (2009)Time-Domain Analysis of VLSI Interconnects Considering Oscillatory Inputs., , , , , and . CDES, page 57-60. CSREA Press, (2008)