Author of the publication

Play as You Like: Timbre-Enhanced Multi-Modal Music Style Transfer.

, , , , and . AAAI, page 1061-1068. AAAI Press, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Timbre-enhanced Multi-modal Music Style Transfer with Domain Balance Loss., , , , and . TAAI, page 102-107. IEEE, (2020)A Delay-Range-Dependent Approach to Design State Estimator for Discrete-Time Recurrent Neural Networks With Interval Time-Varying Delay.. IEEE Trans. Circuits Syst. II Express Briefs, 55-II (11): 1163-1167 (2008)A Delay-Dependent Approach to Passivity Analysis for Uncertain Neural Networks with Time-varying Delay., , , , and . Neural Processing Letters, 27 (3): 237-246 (2008)Delay-dependent robust Kalman filtering for interval systems with time delay., , , and . CDC, page 6545-6546. IEEE, (2003)Robust stabilization of uncertain stochastic neutral systems with multiple delays., , and . ACC, page 2044-2045. IEEE, (2002)Delay-dependent robust stability criteria for uncertain systems with multiple state delays., , and . ACC, page 3382-3383. IEEE, (2001)14.4 A Fully Digital Current Sensor Offering Per-Core Runtime Power for System Budgeting in a 4nm-Plus Octa-Core CPU., , , , , , , , , and 2 other author(s). ISSCC, page 260-262. IEEE, (2024)A disturb-free subthreshold 9T SRAM cell with improved performance and variation tolerance., and . SoCC, page 325-329. IEEE, (2013)A 40nm 256kb 6T SRAM with threshold power-gating, low-swing global read bit-line, and charge-sharing write with Vtrip-tracking and negative source-line write-assists., , , , , , , , , and 2 other author(s). SoCC, page 455-462. IEEE, (2014)8.2: Run-Time Power Management System by on-Die Power Sensor with Silicon Machine Learning-Based Calibration in a 3nm Octa-Core CPU., , , , , , , , , and 1 other author(s). ISSCC, page 160-162. IEEE, (2025)