( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Increasing Soft Error Resilience by Software Transformation.

, , , и . DAC, стр. 199. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Devarajegowda, Keerthikumara
add a person with the name Devarajegowda, Keerthikumara
 

Другие публикации лиц с тем же именем

How to Keep 4-Eyes Principle in a Design and Property Generation Flow., , и . MBMV, стр. 1-6. VDE Verlag, (2019)Extending Verilator to Enable Fault Simulation., , , , , и . MBMV, стр. 1-6. VDE/IEEE, (2021)Model-based Generation of Assertions for Pre-silicon Verification.. Kaiserslautern University of Technology, Germany, (2021)Towards Fault Simulation at Mixed Register-Transfer/Gate-Level Models., , , , , , , и . DFT, стр. 1-6. IEEE, (2021)Formal Verification Methodology in an Industrial Setup., , , , и . DSD, стр. 610-614. IEEE, (2019)Python based framework for HDSLs with an underlying formal semantics: (Invited paper)., , , и . ICCAD, стр. 1019-1025. IEEE, (2017)Accurate Cost Estimation of Memory Systems Utilizing Machine Learning and Solutions from Computer Vision for Design Automation., , , , , , и . IEEE Trans. Computers, 69 (6): 856-867 (2020)Aspect-Oriented Design Automation with Model Transformation., , , , , , , и . VLSI-SoC, стр. 1-6. IEEE, (2021)Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study., , , , , , , , , и 1 other автор(ы). DATE, стр. 1000-1005. IEEE, (2019)Fast and Accurate Model-Driven FPGA-based System-Level Fault Emulation., , , , , , , и . VLSI-SoC, стр. 1-6. IEEE, (2022)