( en | de | ru )

 

Disambiguation of "Zhong, Xiaopeng"

Author of the publication

copydeleteadd this publication to your clipboard
A reconfigurable time-domain comparator for multi-sensing applications.

, , and . ISCAS, page 349-352. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaopeng Zhao

Xiaopeng Wang

Gang Zhong

Lianmin Zhong

Weimin Zhong

 

Other publications of authors with the same name

A reconfigurable time-domain comparator for multi-sensing applications., , and . ISCAS, page 349-352. IEEE, (2015)A 2PJ/Pixel/Direction MIMO Processing Based CMOS Image Sensor for Omnidirectional Local Binary Pattern Extraction and Edge Detection., , , , and . VLSI Circuits, page 247-248. IEEE, (2018)A low-offset dynamic comparator with area-efficient and low-power offset cancellation., , and . VLSI-SoC, page 1-6. IEEE, (2017)A 2.2μW 600kHz Frequency-Locked Relaxation Oscillator with 0.046%/V Voltage and 48.69ppm/°C Temperature Stability for IoT Sensor Node Applications., , , , , and . VLSI Circuits, page 44-. IEEE, (2019)Wide dynamic range PSD algorithms and their implementation for compressive imaging., , , , and . ISCAS, page 2727-2730. IEEE, (2016)A 191 mV/pH Sensitivity and 2219 FPS Frame Rate CMOS Ion Image Sensor., , , , , and . ISCAS, page 1-5. IEEE, (2020)A background subtraction based column-parallel analog-to-information converter for motion-triggered vision sensor., , and . ISCAS, page 1426-1429. IEEE, (2016)TAC-RAM: A 65nm 4Kb SRAM Computing-in-Memory Design with 57.55 TOPS/W supporting Multibit Matrix-Vector Multiplication for Binarized Neural Network., , , , , , , , and . AICAS, page 66-69. IEEE, (2022)A CMOS Multi-Sensor Array for High Accuracy On-Chip Bacterial Growth Monitoring., , , , and . ISCAS, page 1-5. IEEE, (2020)