Author of the publication

Accelerator integration in a tile-based SoC: lessons learned with a hardware floating point compression engine.

, , , , and . SC Workshops, page 1662-1669. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hybrid memory cube performance characterization on data-centric workloads., , and . IA3@SC, page 7:1-7:8. ACM, (2015)Detecting a malicious executable without prior knowledge of its patterns., , and . Data Mining, Intrusion Detection, Information Assurance, and Data Networks Security, volume 5812 of SPIE Proceedings, page 1-12. SPIE, (2005)Combining Emulation and Simulation to Evaluate a Near Memory Key/Value Lookup Accelerator., , and . CoRR, (2021)Guest Editorial: Special Issue on Reconfigurable Computing and FPGA Technology., , , and . J. Parallel Distributed Comput., (2019)Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices., , , and . ISPASS, page 236-238. IEEE, (2022)FPGA-accelerated simulation of variable latency memory systems., , , , and . MEMSYS, page 8:1-8:11. ACM, (2022)AutoPager: Auto-tuning Memory-Mapped I/O Parameters in Userspace., , , , and . HPEC, page 1-7. IEEE, (2022)The Logic Description Generator., , , and . ASAP, page 111-120. IEEE, (1990)The symbolic hyperplane transformation for recursively defined arrays., and . SC, page 207-214. IEEE Computer Society, (1988)Unsupervised Test-Time Adaptation of Deep Neural Networks at the Edge: A Case Study., , , and . DATE, page 412-417. IEEE, (2022)