( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The spring scheduling coprocessor: a scheduling accelerator.

, , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 7 (1): 38-47 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wayne Coppins

Wayne Daley

Wayne Schmidt

Wayne Clements

Gary Wayne Anderson

 

Другие публикации лиц с тем же именем

Low power on-chip thermal sensors based on wires., и . VLSI-SoC, стр. 258-263. IEEE, (2007)Temperature measurement in Content Addressable Memory cells using bias-controlled VCO., и . SoCC, стр. 147-150. IEEE, (2008)Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption., , и . FPGA, стр. 220. ACM, (2000)Repeater and current-sensing hybrid circuits for on-chip interconnects., и . ACM Great Lakes Symposium on VLSI, стр. 269-272. ACM, (2003)Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques., , и . DAC, стр. 171:1-171:6. ACM, (2014)Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters., и . ISPD, стр. 204-211. ACM, (2001)Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems., и . ISCAS, стр. 252-255. IEEE, (2008)An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart., , , , , и . DATE, стр. 732-733. IEEE, (2017)Node merging: A transformation on bit-level dependence graphs for efficient VLSI array design., и . ASAP, стр. 442-453. IEEE, (1993)Low voltage sensing techniques and secondary design issues for sub-90nm caches., , , , , и . ESSCIRC, стр. 413-416. IEEE, (2003)