Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2-level FIFO architecture design for switch fabrics in network-on-chip.

P. Huang, and W. Hwang. ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Po-Cheng Huang

Leung Tsang

Maria-Lucia Tsang-Carini

Olivia Tsang

Dominic Tsang

Other publications of authors with the same name

A robust ultra-low power asynchronous FIFO memory with self-adaptive power control.M. Chang, P. Huang, and W. Hwang. SoCC, page 175-178. IEEE, (2008)Energy-efficient gas recognition system with event-driven power control.C. Huang, P. Huang, C. Yang, C. Chuang, and W. Hwang. SoCC, page 245-250. IEEE, (2015)An adaptive congestion-aware routing algorithm for mesh network-on-chip platform.P. Huang, and W. Hwang. SoCC, page 375-378. IEEE, (2009)An Energy-Efficient Ring-Based CIM Accelerator using High-Linearity eNVM for Deep Neural Networks.P. Huang, T. Liu, W. Lu, Y. Lin, and W. Hwang. ISOCC, page 260-261. IEEE, (2021)The SMEM Seeding Acceleration for DNA Sequence Alignment.M. Chang, Y. Chen, J. Cong, P. Huang, C. Kuo, and C. Yu. FCCM, page 32-39. IEEE Computer Society, (2016)SMEM++: A Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing.J. Cong, L. Guo, P. Huang, P. Wei, and T. Yu. FPL, page 210-214. IEEE Computer Society, (2018)A 28nm Energy-Area-Efficient Row-based pipelined Training Accelerator with Mixed FXP4/FP16 for On-Device Transfer Learning.W. Lu, H. Pei, J. Yu, H. Chen, and P. Huang. ISCAS, page 1-5. IEEE, (2024)On-Chip DC-DC Converter with Frequency Detector for Dynamic Voltage Scaling Technology.J. Yang, P. Huang, and W. Hwang. APCCAS, page 666-669. IEEE, (2006)2-level FIFO architecture design for switch fabrics in network-on-chip.P. Huang, and W. Hwang. ISCAS, IEEE, (2006)Exploration and evaluation of low-dropout linear voltage regulator with FinFET, TFET and hybrid TFET-FinFET implementations.C. Chang, Y. Chen, P. Huang, P. Su, and C. Chuang. ISCAS, page 1-4. IEEE, (2017)

BibSonomy

Disambiguation of "Huang, Po-Tsang"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2-level FIFO architecture design for switch fabrics in network-on-chip.

Please choose a person to relate this publication to

Po-Cheng Huang

Leung Tsang

Maria-Lucia Tsang-Carini

Olivia Tsang

Dominic Tsang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Huang, Po-Tsang"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 2-level FIFO architecture design for switch fabrics in network-on-chip.

Please choose a person to relate this publication to

Po-Cheng Huang

Leung Tsang

Maria-Lucia Tsang-Carini

Olivia Tsang

Dominic Tsang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2-level FIFO architecture design for switch fabrics in network-on-chip.