( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors.

, , , , и . ISMVL, стр. 32-38. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Teruaki Takahashi

Yasuo Kamata

Yasuo Tokunaga

Yasuo Nakayama

Kotaro Takahashi

 

Другие публикации лиц с тем же именем

Transfer and Detection of Single Electrons Using Metal-Oxide-Semiconductor Field-Effect Transistors., , , , , , , и . IEICE Trans. Electron., 90-C (5): 943-948 (2007)A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors., , , , и . ISMVL, стр. 32-38. IEEE Computer Society, (2005)Effect of Arrangement of Input Gates on Logic Switching Characteristics of Nanodot Array Device., , , , , , , и . IEICE Trans. Electron., 95-C (5): 865-870 (2012)A Single-Electron-Transistor Logic Gate Family and Its Application - Part II: Design and Simulation of a 7-3 Parallel Counter with Linear Summation and Multiple-Valued Latch Functions., , , , и . ISMVL, стр. 269-274. IEEE Computer Society, (2004)Experimental and Simulation Studies of Single-Electron-Transistor-Based Multiple-Valued Logic., и . ISMVL, стр. 259-266. IEEE Computer Society, (2003)Associative search using pseudo-analog memristors., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Single-Electron-Transistor Logic Gate Family and Its Application - Part I: Basic Components for Binary, Multiple-Valued and Mixed-Mode Logic., , , , и . ISMVL, стр. 262-268. IEEE Computer Society, (2004)A High-Density Ternary Content-Addressable Memory Using Single-Electron Transistors., , , , , и . ISMVL, стр. 19. IEEE Computer Society, (2006)Silicon Single-Electron Devices and Their Applications., , , и . ISMVL, стр. 411-422. IEEE Computer Society, (2000)