( en | de | ru )

 

Disambiguation of "Sohn, Kyomin"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.7-fJ/bit/search 2.2-ns search time hybrid-type TCAM architecture.

, , and . IEEE J. Solid State Circuits, 40 (1): 254-260 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Johann Söhn

Ewald Söhn

Sigrid Sohn

Melanie Sohn

Elke Sohn

 

Other publications of authors with the same name

An Architecture of Sparse Length Sum Accelerator in AxDIMM., , , and . AICAS, page 1-4. IEEE, (2022)Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product., , , , , , , , , and 6 other author(s). ISCA, page 43-56. IEEE, (2021)22.1 A 1.1V 16GB 640GB/s HBM2E DRAM with a Data-Bus Window-Extension Technique and a Synergetic On-Die ECC Scheme., , , , , , , , , and 25 other author(s). ISSCC, page 330-332. IEEE, (2020)Design of non-contact 2Gb/s I/O test methods for high bandwidth memory (HBM)., , , , , , , , , and 9 other author(s). A-SSCC, page 169-172. IEEE, (2016)A 0.7-fJ/bit/search 2.2-ns search time hybrid-type TCAM architecture., , and . IEEE J. Solid State Circuits, 40 (1): 254-260 (2005)An FPGA-based RNN-T Inference Accelerator with PIM-HBM., , , , , , and . FPGA, page 146-152. ACM, (2022)The Breakthrough Memory Solutions for Improved Performance on LLM Inference., , , , , , , , , and 13 other author(s). IEEE Micro, 44 (3): 40-48 (May 2024)Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond., , , , , , , , , and 10 other author(s). HCS, page 1-26. IEEE, (2021)An Ultra Low-Power Body Sensor Network Control Processor with Centralized Node Control., , , , , , , and . SoC, page 1-4. IEEE, (2006)Dyamond: A 1T1C DRAM In-memory Computing Accelerator with Compact MAC-SIMD and Adaptive Column Addition Dataflow., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2024)