( en | de | ru )

 

Disambiguation of "Matsui, Nobuyuki"

Author of the publication

copydeleteadd this publication to your clipboard
Fault tolerant multistage interconnection networks with widely dispersed paths.

, , and . Asian Test Symposium, page 423-428. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nobuyuki Kobayashi

Takaoki Matsui

Nobuyuki Morioka

Nobuyuki Yamanaka

Uwe Matsui

 

Other publications of authors with the same name

Online Marking of Defective Cells by Random Flies., , , , and . ACRI, volume 4173 of Lecture Notes in Computer Science, page 347-356. Springer, (2006)Quaternion Neural Network and Its Application., , , and . KES, volume 2774 of Lecture Notes in Computer Science, page 318-324. Springer, (2003)Development of Rehabilitation Training Support System Using 3D Force Display Robot., , , , , and . RoMoCo, volume 360 of Lecture Notes in Control and Information Sciences, page 303-310. Springer, (2007)Classification of Interview Sheets Using Self-Organizing Maps for Determination of Ophthalmic Examinations., , , , and . ICONIP (4), volume 7666 of Lecture Notes in Computer Science, page 148-155. Springer, (2012)Affine control systems under equal time and analytic feedback laws applied to edge quantum computing., , , , and . SICE, page 679-684. IEEE, (2021)Spatial harmonics compensation of magnetizing curve model for torque ripple suppression in switched reluctance servo motor., , , and . ICIT, page 198-203. IEEE, (2016)Torque-Maximizing Design of Double-Stator, Axial-Flux, PM Machines Using Simple Non-Linear Magnetic Analysis., , , and . IAS, page 875-881. IEEE, (2007)On-Line Multiple-Fault-Detection of Fuzzy Controllers., , , and . IOLTW, page 202-. IEEE Computer Society, (2001)An Asynchronous Updating Scheme for a Cellular Logic Memory Array., , , , and . CANDAR, page 254-257. IEEE Computer Society, (2016)Design of a Fault Tolerant Multistage Interconnection Network with Parallel Duplicated Switches., , and . DFT, page 143-. IEEE Computer Society, (2000)