( en | de | ru )

 

Disambiguation of "Koo, Jabeom"

Author of the publication

copydeleteadd this publication to your clipboard
Small-area high-accuracy ODT/OCD by calibration of global on-chip for 512M GDDR5 application.

, , , , , and . CICC, page 717-720. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Namil Koo

Tepui Koo

Namil Koo

Terry Koo

Jin-Koo Lee

 

Other publications of authors with the same name

A 2-GHz FBAR-Based Transformer Coupled Oscillator Design With Phase Noise Reduction., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (4): 542-546 (2019)Design of 1.8-mW PLL-Free 2.4-GHz Receiver Utilizing Temperature-Compensated FBAR Resonator., , , , and . IEEE J. Solid State Circuits, 53 (6): 1628-1639 (2018)A -173 dBc/Hz @ 1 MHz offset Colpitts oscillator using AlN contour-mode MEMS resonator., , , , and . CICC, page 1-4. IEEE, (2013)A 350uW 2GHz FBAR transformer coupled Colpitts oscillator with close-in phase noise reduction., , , and . CICC, page 1-4. IEEE, (2017)21.7 A 1.8mW PLL-free channelized 2.4GHz ZigBee receiver utilizing fixed-LO temperature-compensated FBAR resonator., , , and . ISSCC, page 372-373. IEEE, (2014)A Fast-lock Synchronous Multi-phase Clock Generator based on a Time-to-digital Converter., , , , and . ISCAS, page 1-4. IEEE, (2009)A 283.2μW 800Mb/s/pin DLL-based data self-aligner for Through-Silicon Via (TSV) interface., , , , , , , , , and 1 other author(s). ISSCC, page 48-50. IEEE, (2012)25.9 A ±3ppm 1.1mW FBAR frequency reference with 750MHz output and 750mV supply., , , and . ISSCC, page 1-3. IEEE, (2015)A Low-Power Programmable DLL-Based Clock Generator With Wide-Range Antiharmonic Lock., , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (1): 21-25 (2009)Small-area high-accuracy ODT/OCD by calibration of global on-chip for 512M GDDR5 application., , , , , and . CICC, page 717-720. IEEE, (2009)