( en | de | ru )

 

Disambiguation of "Iyer, Ravi R."

Author of the publication

copydeleteadd this publication to your clipboard
I/O processing in a virtualized platform: a simulation-driven approach.

, , , , , and . VEE, page 116-125. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Samatha Ravipati

Fausto Ravida

Somasundaram Ravindran

Holger Raviol

Jewgeni Ravik

 

Other publications of authors with the same name

QoS policies and architecture for cache/memory in CMP platforms., , , , , , , , and . SIGMETRICS, page 25-36. ACM, (2007)Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors., , and . IPDPS, page 721-728. IEEE Computer Society, (2000)Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications., , , and . International Conference on Supercomputing, page 339-347. ACM, (1999)Cache QoS: From concept to reality in the Intel® Xeon® processor E5-2600 v3 product family., , , , , , and . HPCA, page 657-668. IEEE Computer Society, (2016)RLDRM: Closed Loop Dynamic Cache Allocation with Deep Reinforcement Learning for Network Function Virtualization., , , , , , , , , and 1 other author(s). NetSoft, page 335-343. IEEE, (2020)SpliceNP: a TCP splicer using a network processor., , , and . ANCS, page 135-143. ACM, (2005)Hardware Support for Bulk Data Movement in Server Platforms., , , , and . ICCD, page 53-60. IEEE Computer Society, (2005)Rate-based QoS techniques for cache/memory in CMP platforms., , , , , and . ICS, page 479-488. ACM, (2009)Advances in Microprocessor Cache Architectures Over the Last 25 Years., , , , , , , , and . IEEE Micro, 41 (6): 78-88 (2021)Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions., , , , , , and . MICRO, page 433-442. IEEE Computer Society, (2006)