From post

Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees.

, , , , и . ACM Great Lakes Symposium on VLSI, стр. 263-268. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Co-Optimization of Test Wrapper Length and TSV for TSV Based 3D SOCs., , и . J. Electron. Test., 36 (2): 239-253 (2020)A technique to construct global routing trees for graphene nanoribbon (GNR)., и . ISQED, стр. 111-118. IEEE, (2017)Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees., , , , и . ACM Great Lakes Symposium on VLSI, стр. 263-268. ACM, (2016)A new ALU architecture design using reversible logic., и . ISED, стр. 187-191. IEEE, (2016)Minimization of Switching Activity of Graphene Based Circuits., , , и . VLSID, стр. 139-144. IEEE, (2021)Max-Testable Class of Sequential Circuits having Combinational Test Generation Complexity., , , и . Asian Test Symposium, стр. 342-347. IEEE Computer Society, (2004)Genetic Algorithm Based Efficient Grouping Technique for Post Bond Test and Crosstalk Faults Among TSVs., , и . VLSID, стр. 730-735. IEEE, (2024)Boolean Difference Technique for Detecting All Missing Gate and Stuck-at Faults in Reversible Circuits., , , , и . Journal of Circuits, Systems, and Computers, 28 (12): 1950212:1-1950212:18 (2019)A Novel ALU Circuit based on Reversible Logic., и . J. Circuits Syst. Comput., 29 (11): 2050172:1-2050172:17 (2020)On Designing Testable Reversible Circuits Using Gate Duplication., , , , и . VDAT, том 382 из Communications in Computer and Information Science, стр. 322-329. Springer, (2013)