( en | de | ru )

 

Disambiguation of "Yoo, Hoi-Jun"

Author of the publication

copydeleteadd this publication to your clipboard
A low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices.

, , , , , , and . ISLPED, page 238-243. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wolfgang Hoi

Doan Hoi

Jun Jun Lu

Chanyeol Yoo

Angelina Yoo

 

Other publications of authors with the same name

A 23 μW Keyword Spotting IC with Ring-Oscillator-Based Time-Domain Feature Extraction., , , , , , and . CoRR, (2022)A 45 µW Injection-Locked FSK Wake-Up Receiver With Frequency-to-Envelope Conversion for Crystal-Less Wireless Body Area Network., and . IEEE J. Solid State Circuits, 50 (6): 1351-1360 (2015)A 79 pJ/b 80 Mb/s Full-Duplex Transceiver and a 42.5µW 100 kb/s Super-Regenerative Transceiver for Body Channel Communication., , , , , , , and . IEEE J. Solid State Circuits, 51 (1): 310-317 (2016)A 92-mW Real-Time Traffic Sign Recognition System With Robust Illumination Adaptation and Support Vector Machine., , , , , and . IEEE J. Solid State Circuits, 47 (11): 2711-2723 (2012)A Wirelessly Powered Electro-Acupuncture Based on Adaptive Pulsewidth Monophase Stimulation., , , , and . IEEE Trans. Biomed. Circuits Syst., 5 (2): 138-146 (2011)Fabric circuit board-based dry electrode and its characteristics for long-term physiological signal recording., and . EMBC, page 2497-2500. IEEE, (2011)1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications., and . IEEE J. Solid State Circuits, 39 (1): 112-121 (2004)ECG signal compression and classification algorithm with quad level vector for ECG holter system., , , , and . IEEE Trans. Inf. Technol. Biomed., 14 (1): 93-100 (2010)TSUNAMI: Triple Sparsity-Aware Ultra Energy-Efficient Neural Network Training Accelerator With Multi-Modal Iterative Pruning., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1494-1506 (2022)A 17.5 fJ/bit energy-efficient analog SRAM for mixed-signal processing., , , and . ISCAS, page 1010-1013. IEEE, (2016)