Author of the publication

Parallel algorithms and VLSI architectures for stack filtering using Fibonacci p-codes.

, , , , and . IEEE Trans. Signal Process., 43 (1): 286-295 (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Current-sensing completion detection method for standard cell based digital system design., and . ISCAS (5), page 117-120. IEEE, (2002)Design of a self-timed asynchronous parallel FIR filter using CSCD., , and . ISCAS (5), page 165-168. IEEE, (2003)RAM-based programmable stack filter implementation., , , , and . ISCAS (3), page 474-477. IEEE, (1999)Integrated FIR median hybrid filter., , and . Integr., 5 (2): 171-177 (1987)Predictive interpolation and decimation of narrow-band signals., and . IEEE Trans. Ind. Electron., 46 (5): 897-903 (1999)Parallel algorithms and VLSI architectures for stack filtering using Fibonacci p-codes., , , , and . IEEE Trans. Signal Process., 43 (1): 286-295 (1995)Design and Implementation of a Programmable Stack Filter with FPGAs., , and . IEEE International Conference on Multimedia and Expo (III), page 1371-1374. IEEE Computer Society, (2000)Design and implementation of application specific sigma-delta A/D converters., and . ISCAS, page 605-608. IEEE, (2000)Noise Suppression System Integration Using an Analog Allpass Filter Bank., , , , and . ISCAS, page 1207-1210. IEEE, (1995)General parameter-based adaptive predictors.. EUSIPCO, page 1-4. IEEE, (2002)