Author of the publication

TensorCV: Accelerating Inference-Adjacent Computation Using Tensor Processors.

, , and . ISLPED, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dynamic Load Balancing of Dispatch Scheduling for Solid State Disks., and . IEEE Trans. Computers, 66 (6): 1034-1047 (2017)Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm., , , and . ARC, volume 5453 of Lecture Notes in Computer Science, page 181-192. Springer, (2009)REPrune: Channel Pruning via Kernel Representative Selection., , , , , , and . AAAI, page 14545-14553. AAAI Press, (2024)Compiler Support for Dynamic Speculative Pre-Execution., and . Interaction between Compilers and Computer Architectures, page 14-26. IEEE Computer Society, (2003)Cooperative heterogeneous computing for parallel processing on CPU/GPU hybrids., , and . Interaction between Compilers and Computer Architectures, page 33-40. IEEE Computer Society, (2012)WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs., and . HPCA, page 389-402. IEEE Computer Society, (2018)Dynamic Resizing on Active Warps Scheduler to Hide Operation Stalls on GPUs., , , , , and . IEEE Trans. Parallel Distributed Syst., 28 (11): 3142-3156 (2017)Chapter Six - Deep learning with GPUs., , , , , and . Adv. Comput., (2021)Duplo: Lifting Redundant Memory Accesses of Deep Neural Networks for GPU Tensor Cores., , , , , and . MICRO, page 725-737. IEEE, (2020)MAD MAcce: Supporting Multiply-Add Operations for Democratizing Matrix-Multiplication Accelerators., , , , , and . MICRO, page 367-379. ACM, (2023)