( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Diagnosis and Correction of Logic Design Errors in Digital Circuits.

, , и . DAC, стр. 503-508. ACM Press, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ibrahim Ak n

n n n

Hayssam Hajj

Nady Hajj

Youssef Hajj Shehadeh

 

Другие публикации лиц с тем же именем

An Exact Analytical Time-Domain Model Of Distributed RC Interconnects for High Speed Nonlinear Circuit Applications., и . Great Lakes Symposium on VLSI, стр. 68-. IEEE Computer Society, (1999)Maximum Current Estimation in Programmable Logic Arrays., и . Great Lakes Symposium on VLSI, стр. 301-306. IEEE Computer Society, (1998)An Analytical Model for Delay and Crosstalk Estimation with Application to Decoupling., и . ISQED, стр. 51-58. IEEE Computer Society, (2000)Post-Route Gate Sizing for Crosstalk Noise Reduction., , , , , , и . ISQED, стр. 171-176. IEEE Computer Society, (2003)A Fast Coupling Aware Delay Estimation Scheme Based on Simplified Circuit Model., и . ISQED, стр. 133-138. IEEE Computer Society, (2001)Computation of bus current variance for reliability estimation of VLSI circuits., , и . ICCAD, стр. 202-205. IEEE Computer Society, (1989)ACCORD: Automatic Catching and CORrection of Logic Design Errors in Combinatorial Circuits., и . ITC, стр. 742-751. IEEE Computer Society, (1992)An analytical model for delay and crosstalk estimation in interconnects under general switching conditions., и . ICECS, стр. 831-834. IEEE, (2000)An optimization technique for dual-output domino logic., , и . ISLPED, стр. 258-260. ACM, (1999)High-performance bidirectional repeaters., и . ACM Great Lakes Symposium on VLSI, стр. 53-58. ACM, (2000)