( en | de | ru )

 

Disambiguation of "Shukla, Sandeep K."

Author of the publication

copydeleteadd this publication to your clipboard
Observations on Self-Stabilizing Graph Algorithms for Anonymous Networks

, , and . Proceedings of the 2nd Workshop on Self-Stabilizing Systems (WSS-95), page 7.1--7.15. Las Vegas, NE, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandeep Sadanandan

Sandeep Kumar

Sandeep Nambiar

Anjali Shukla

Sandeep Ameta

 

Other publications of authors with the same name

Partitioned security processor architecture on FPGA platform., and . IET Comput. Digit. Tech., 12 (5): 216-226 (2018)Flexible Composite Galois Field GF((2^m)^2) Multiplier Designs., and . VDAT, volume 711 of Communications in Computer and Information Science, page 3-14. Springer, (2017)A Formally Verified Peak-Power Reduction Technique for Hardware Synthesis from Concurrent Action-Oriented Specifications., , and . J. Low Power Electron., 5 (2): 135-144 (2009)Using probabilistic model checking for dynamic power management., , , , and . Formal Aspects Comput., 17 (2): 160-176 (2005)On the Complexity of Relational Problems for Finite State Processes (Extended Abstract)., , , and . ICALP, volume 1099 of Lecture Notes in Computer Science, page 466-477. Springer, (1996)HORNSAT, Model Checking, Verification and games (Extended Abstract)., , and . CAV, volume 1102 of Lecture Notes in Computer Science, page 99-110. Springer, (1996)Formal Transformation of a KPN Specification to a GALS Implementation., , , and . FDL, page 84-89. IEEE, (2008)Abstraction of polychronous dataflow specifications into mode-automata., , and . ICSAMOS, page 33-40. IEEE, (2013)SMT based false causal loop detection during code synthesis from Polychronous specifications., , , and . MEMOCODE, page 109-118. IEEE, (2011)Formal Hardware Verification of InfoSec Primitives., and . ISVLSI, page 140-145. IEEE, (2019)