Author of the publication

A 7.9fJ/Conversion-Step and 37.12aFrms Pipelined-SAR Capacitance-to-Digital Converter with kT/C Noise Cancellation and Incomplete-Settling-Based Correlated Level Shifting.

, , , , , , , , , and . ISSCC, page 346-347. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR., , , , and . ISSCC, page 382-384. IEEE, (2021)A 16fJ/Conversion-Step Time-Domain Two-Step Capacitance-to-Digital Converter., , , , , , , , , and . ISSCC, page 296-297. IEEE, (2019)A 0.01mm2 25µW 2MS/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor., , , , , , , , and . ISSCC, page 64-66. IEEE, (2019)A Second-Order Purely VCO-Based CT Δ∑ ADC Using a Modified DPLL in 40-nm CMOS., , , , , , and . A-SSCC, page 93-94. IEEE, (2018)A 32-ppm/°C 0.9-nW/kHz Relaxation Oscillator with Event-Driven Architecture and Charge Reuse Technique., , , , , and . ISCAS, page 1973-1977. IEEE, (2022)16.5 A 13b 0.005mm2 40MS/s SAR ADC with kT/C Noise Cancellation., , , , and . ISSCC, page 258-260. IEEE, (2020)An Information-Aware Adaptive Data Acquisition System using Level-Crossing ADC with Signal-Dependent Full Scale and Adaptive Resolution for IoT Applications., , , , , , and . ISCAS, page 1-4. IEEE, (2023)A 0.954nW 32kHz Crystal Oscillator in 22nm CMOS with Gm-C-Based Current Injection Control., , , , , , , and . ISSCC, page 68-69. IEEE, (2023)3.10 A 0.69/0.58-PEF 1.6nW/24nW Capacitively Coupled Chopper Instrumentation Amplifier with an Input-Boosted First Stage in 22nm/180nm CMOS., , , , , , , , , and . ISSCC, page 72-74. IEEE, (2024)Post-Layout Simulation Driven Analog Circuit Sizing., , , , , , , , and . CoRR, (2023)