Author of the publication

High-level design methods for hardware security: is it the right choice? invited.

, , , , and . DAC, page 1375-1378. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mine with it or sell it: the superhashing power dilemma., , , and . SIGMETRICS Perform. Evaluation Rev., 46 (3): 127-130 (2018)An approach to a design for testability personal consultant., , , and . Microprocessing and Microprogramming, 30 (1-5): 405-412 (1990)Automatic clock tree generation in ASIC designs., , , , and . ED&TC, page 351-357. IEEE Computer Society, (1995)A novel methodology for designing TSC networks based on the parity bit code., , and . ED&TC, page 440-444. IEEE Computer Society, (1997)Using speculative computation and parallelizing techniques to improve scheduling of control based designs., , , , and . ASP-DAC, page 898-904. IEEE, (2006)Mapping Interface Method Calls over OCP Buses., , and . FDL, page 279-283. ECSI, (2005)An efficient Quantum-Dot Cellular Automata adder., , , and . DATE, page 1220-1223. IEEE, (2011)An Efficient Heuristic Approach to Solve the Unate Covering Problem., , , and . DATE, page 364-371. IEEE Computer Society / ACM, (2000)The Use of a Virtual Instruction Set for the Software Synthesis of HW/SW Embedded Systems., , , and . ISSS, page 77-82. ACM / IEEE Computer Society, (1996)Concurrent Error Detection at Architectural Level., , , and . ISSS, page 72-75. ACM / IEEE Computer Society, (1998)