( en | de | ru )

 

Disambiguation of "Karakonstantis, Georgios"

Author of the publication

copydeleteadd this publication to your clipboard
Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1461-1470 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georgios Fetinidis

Georgios Antonoglou

Georgios Grammatikos

Georgios Kararigas

Georgios Fatouros

 

Other publications of authors with the same name

Exploiting application resiliency for energy-efficient and adequately-reliable operation., , and . IOLTS, page 249. IEEE, (2013)Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems., , and . J. Signal Process. Syst., 68 (3): 415-431 (2012)ACOR: On the Design of Energy-Efficient Autocorrelation for Emerging Edge Applications., and . ICCAD, page 1-9. IEEE, (2023)A Compressed and Accurate Sparse Deep Learning-based Workload-Aware Timing Error Model., and . ICCD, page 9-12. IEEE, (2023)Energy-Efficient Short-Time Fourier Transform for Partial Window Overlapping., , and . ISCAS, page 1-5. IEEE, (2023)HaRMony: Heterogeneous-Reliability Memory and QoS-Aware Energy Management on Virtualized Servers., , , and . ASPLOS, page 575-590. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices., , , , and . ISVLSI, page 268-273. IEEE Computer Society, (2015)DRAM Characterization under Relaxed Refresh Period Considering System Level Effects within a Commodity Server., , , and . IOLTS, page 236-239. IEEE, (2018)Enhancing Design Space Exploration by Extending CPU/GPU Specifications onto FPGAs, , , , , , , , , and . ACM Trans. Embedded Comput. Syst., 14 (2): 33:1--33:23 (2015)The impact of faulty memory bit cells on the decoding of spatially-coupled LDPC codes., , , , , , , , and . ACSSC, page 1627-1631. IEEE, (2015)