( en | de | ru )

 

Disambiguation of "Pang, Zhengbin"

Author of the publication

copydeleteadd this publication to your clipboard
Inferring Assertion for Complementary Synthesis.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (8): 1288-1292 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vincent Pang

Cuiping Pang

Jian Pang

Xiaoying Pang

Shixuan Pang

 

Other publications of authors with the same name

Reconstructing gene regulatory networks of biological function using differential equations of multilayer perceptrons., , , , , and . BMC Bioinform., 23 (1): 503 (2022)NEPG: Partitioning Large-Scale Power-Law Graphs., , , , and . ICA3PP (3), volume 13157 of Lecture Notes in Computer Science, page 668-690. Springer, (2021)A neuro-genetic approach for inferring gene regulatory networks from gene expression data., , , and . ICBRA, page 1-5. ACM, (2022)Joint Spatial-Spectral Optimization for the High-Magnification Fusion of Hyperspectral and Multispectral Images., , , , , , and . IEEE Trans. Geosci. Remote. Sens., (2024)A Highly-Efficient Approach to Adaptive Load Balance for Scalable TBGP., , , and . NCCET, volume 396 of Communications in Computer and Information Science, page 101-110. Springer, (2013)Inferring Assertion for Complementary Synthesis., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (8): 1288-1292 (2012)A 32 Gb/s Low Power Little Area Re-timer with PI Based CDR in 65 nm CMOS Technology., , , , , , , , and . ACA, volume 1256 of Communications in Computer and Information Science, page 31-42. Springer, (2020)Combining Program Analysis and Empirical Search to Optimize Programs., , , , and . HPCC/EUC, page 1896-1901. IEEE, (2013)Adaptive Bubble Scheme with Minimal Buffers in Torus Networks., , , and . HPCC-ICESS, page 914-919. IEEE Computer Society, (2012)Low-latency last-level cache structure based on grouped cores in Chip Multi-Processor., , , and . IPCCC, page 1-2. IEEE Computer Society, (2014)