( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits.

, , , , , , и . J. Electron. Test., 37 (4): 453-471 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ming-Te Liu

Ming-Te Liu

Ming-Te Liu

Ming-Te Liu

Tsing-Tshih Tsung

 

Другие публикации лиц с тем же именем

A Ripple Reduction Method for Switched-Capacitor DC-DC Voltage Converter Using Fully Digital Resistance Modulation., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3631-3641 (2019)A Fully Integrated 1.7mW Attention-Based Automatic Speech Recognition Processor., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4178-4182 (2022)A low-leakage parallel CRC generator for ultra-low power applications., , и . ISCAS, стр. 2063-2066. IEEE, (2011)LC4SV: A Denoising Framework Learning to Compensate for Unseen Speaker Verification Models., , , , , и . ASRU, стр. 1-8. IEEE, (2023)A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator., и . ESSCIRC, стр. 375-378. IEEE, (2004)A 270-mV 6T SRAM Using Row-Based Dual-Phase VDD Control in 28-nm CMOS., , , и . IEEE Trans. Circuits Syst., 67-I (12): 4774-4783 (2020)A Lightweight Power Side-Channel Attack Protection Technique With Minimized Overheads Using On-Demand Current Equalizer., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4008-4012 (2022)Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits., , , , , , и . J. Electron. Test., 37 (4): 453-471 (2021)Highly Reliable PUF Circuits Using Efficient Post-Processing Stabilization Technique., , и . ISCAS, стр. 1-5. IEEE, (2024)A 0.25V 460nW asynchronous neural signal processor with inherent leakage suppression., и . VLSIC, стр. 158-159. IEEE, (2012)