Author of the publication

Dynamic Trade-off among Fault Tolerance, Energy Consumption, and Performance on a Multiple-Issue VLIW Processor.

, , , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (3): 327-339 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores., , , , , and . ARC, volume 10824 of Lecture Notes in Computer Science, page 231-242. Springer, (2018)Design space exploration for PIM architectures in 3D-stacked memories., , , , and . CF, page 113-120. ACM, (2018)Adaptive ILP control to increase fault tolerance for VLIW processors., , and . ASAP, page 9-16. IEEE Computer Society, (2016)Allok: a machine learning approach for efficient graph execution on CPU-GPU clusters., , , and . J. Supercomput., 80 (13): 18838-18865 (September 2024)Exploiting Idle Hardware to Provide Low Overhead Fault Tolerance for VLIW Processors., , , , , and . JETC, 13 (2): 13:1-13:21 (2016)Run-time phase prediction for a reconfigurable VLIW processor., , , , , and . DATE, page 1634-1639. IEEE, (2016)Exploiting Reconfigurable Vector Processing for Energy-Efficient Computation in 3D-Stacked Memories., , , , , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 262-276. Springer, (2019)Adaptive and polymorphic VLIW processor to optimize fault tolerance, energy consumption, and performance., , , , and . CF, page 54-61. ACM, (2018)Generating Optimized Multicore Accelerator Architectures., , , and . SBESC, page 1-8. IEEE, (2019)Tuning the ISA for increased heterogeneous computation in MPSoCs., , and . DATE, page 1722-1727. IEEE, (2020)