( en | de | ru )

 

Disambiguation of "Xydis, Sotirios"

Author of the publication

copydeleteadd this publication to your clipboard
Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach.

, , , , , , , and . DATE, page 622-625. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sotirios Wlachos

Sotirios Siampos

Sotirios Chalkas

Sotirios Giorginis

Sotirios Nedios

 

Other publications of authors with the same name

Co-design of many-accelerator heterogeneous systems exploiting virtual platforms., , , and . ICSAMOS, page 1-8. IEEE, (2014)FaaS and Curious: Performance Implications of Serverless Functions on Edge Computing Platforms., , , , , , , , , and . ISC Workshops, volume 12761 of Lecture Notes in Computer Science, page 428-438. Springer, (2021)Job-Arrival Aware Distributed Run-Time Resource Management on Intel SCC Manycore Platform., , and . EUC, page 17-24. IEEE Computer Society, (2015)Resource Aware GPU Scheduling in Kubernetes Infrastructure., , , , and . PARMA-DITAM@HiPEAC, volume 88 of OASIcs, page 4:1-4:12. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2021)Optimized Reconfigurable RTL Components for Performance Improvements During High-Level Synthesis., and . DSD, page 164-171. IEEE Computer Society, (2009)A regular interconnection scheme for efficient mapping of DSP kernels into reconfigurable hardware., , and . EUSIPCO, page 1004-1008. IEEE, (2007)Scale-out beam longitudinal dynamics simulations., , , and . CF, page 29-38. ACM, (2020)Dataflow Acceleration of scikit-learn Gaussian Process Regression., , and . PARMA-DITAM@HiPEAC, page 1-6. ACM, (2017)Hybrid approximate multiplier architectures for improved power-accuracy trade-offs., , , , and . ISLPED, page 79-84. IEEE, (2015)Mapping DSP Applications onto High-Performance Architectural Templates with Inlined Flexibility., , , and . AHS, page 346-353. IEEE Computer Society, (2008)