( en | de | ru )

 

Disambiguation of "Ranjan, Rajeev K."

Author of the publication

copydeleteadd this publication to your clipboard
HSIS: A BDD-Based Environment for Formal Verification.

, , , , , , , , , , , , and . DAC, page 454-459. ACM Press, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rajeev Ranjan

Rajeev Sudra

Rajeev Gangula

Anand Ranjan

Rajeev Kavety

 

Other publications of authors with the same name

On the optimization power of retiming and resynthesis transformations., , , and . ICCAD, page 402-407. ACM / IEEE Computer Society, (1998)Beyond verification: leveraging formal for debugging., , and . DAC, page 648-651. ACM, (2009)A Comparison of Presburger Engines for EFSM Reachability., , and . CAV, volume 1427 of Lecture Notes in Computer Science, page 280-292. Springer, (1998)Formal verification methods: getting around the brick wall., , , , , , , , and . DAC, page 576-577. ACM, (2002)Dynamic Reordering in a Breadth-First Manipulation Based BDD Package: Challenges and Solutions., , , and . ICCD, page 344-351. IEEE Computer Society, (1997)High Performance BDD Package By Exploiting Memory Hiercharchy., , , and . DAC, page 635-640. ACM Press, (1996)HSIS: A BDD-Based Environment for Formal Verification., , , , , , , , , and 3 other author(s). DAC, page 454-459. ACM Press, (1994)Using Combinational Verification for Sequential Circuits., , , and . DATE, page 138-144. IEEE Computer Society / ACM, (1999)Benchmarking and Analysis of Architectures for CAD Applications., , , and . ICCD, page 670-675. IEEE Computer Society, (1997)VIS: A System for Verification and Synthesis., , , , , , , , , and 6 other author(s). CAV, volume 1102 of Lecture Notes in Computer Science, page 428-432. Springer, (1996)