( en | de | ru )

 

Disambiguation of "Deschamps, Jean-Pierre"

Author of the publication

copydeleteadd this publication to your clipboard
Optimization of multivalued decision algorithms.

, , and . MVL, page 171-178. IEEE Computer Society Press, (1978)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Pierre Mazat

Pierre Jean Regenet

Jean Pierre Calteux

Jean Pierre Bergmann

Jean-Pierre Kassi

 

Other publications of authors with the same name

FPGA Implementations of BCD Multipliers., , , , and . ReConFig, page 36-41. IEEE Computer Society, (2009)QueFaire: Context-Aware in-Person Social Activity Recommendation System for Active Aging., , , , and . ICOST, volume 9102 of Lecture Notes in Computer Science, page 64-75. Springer, (2015)Optimization of multivalued decision algorithms., , and . MVL, page 171-178. IEEE Computer Society Press, (1978)High-Speed FPGA 10's Complement Adders-Subtractors., , , and . Int. J. Reconfigurable Comput., (2010)High speed fixed point dividers for FPGAs., and . FPL, page 448-452. IEEE, (2009)Finite Field Division Implementation., and . FPL, page 670-674. IEEE, (2005)Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations., , and . IEEE Trans. Ind. Electron., 60 (1): 217-225 (2013)Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations., , , and . ReConFig, page 42-47. IEEE Computer Society, (2009)Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation., , and . IEEE Trans. Ind. Electron., 58 (7): 3101-3109 (2011)Addition in signed digit number systems., and . MVL, page 104-113. IEEE Computer Society Press, (1978)