( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
CPU Meets VR: A Scalable 3D Representation of Manycores for Behavior Analysis.

, , , , , , и . CANDAR, стр. 375-380. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Thi Hong Van Tran

Tran Thi Hong Van

Thi Hong Lan Tran

Tran Thi Vinh

Tran Thi Hanh

 

Другие публикации лиц с тем же именем

ASIC design of 7.7 Gbps multi-mode LDPC decoder for IEEE 802.11ac., , , и . ISCIT, стр. 259-263. IEEE, (2014)Energy-Efficient Unified Multi-Hash Coprocessor for Securing IoT Systems Integrating Blockchain., , , , и . MWSCAS, стр. 355-359. IEEE, (2023)A Coarse Grained Reconfigurable Architecture for SHA-2 Acceleration., , , и . IPDPS Workshops, стр. 671-678. IEEE, (2022)Versatile Resource-shared Cryptographic Accelerator for Multi-Domain Applications., , , , , и . ICICDT, стр. 104-107. IEEE, (2023)Run-Length Limited Decoding for Visible Light Communications: A Deep Learning Approach., , , и . APCC, стр. 496-501. IEEE, (2019)ASIC design of MUL-RED Radix-2 Pipeline FFT circuit for 802.11ah system., , , и . COOL Chips, стр. 1-3. IEEE Computer Society, (2016)CPU Meets VR: A Scalable 3D Representation of Manycores for Behavior Analysis., , , , , , и . CANDAR, стр. 375-380. IEEE Computer Society, (2016)Robust Deep Learning Approaches for Wireless Communication Systems., , и . ICIT, стр. 120-125. ACM, (2023)MRCA: Multi-grained Reconfigurable Cryptographic Accelerator for Diverse Security Requirements., , , , , , и . COOL CHIPS, стр. 1-6. IEEE, (2024)A Multi-Mode Error-Correction Solution Based on Split-Concatenation for Wireless Sensor Nodes., , и . J. Commun., 12 (2): 130-136 (2017)