( en | de | ru )

 

Disambiguation of "Toma, Mario"

Author of the publication

copydeleteadd this publication to your clipboard
Compact Buffered Routing Architecture.

, , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 179-188. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Simone Marion

Ernst Marioth-Wirtz

Toma Kotnik

Optimisation of nitrogen management after harvest of the main crop by growing turnips (Brassica rapa L. ssp. rapifera (Metzg.) Sinsk.) as a catch crop and field vegetable. Uni Bonn, (2006)

Martin Marioth

Anneliese Marioth

 

Other publications of authors with the same name

Design and implementation of a reconfigurable heterogeneous multiprocessor SoC., , , , , , , and . CICC, page 93-96. IEEE, (2006)A VLIW processor with reconfigurable instruction set for embedded applications., , , , , and . IEEE J. Solid State Circuits, 38 (11): 1876-1886 (2003)Routing architecture for multi-context FPGAs., , , , , and . FPGA, page 246. ACM, (2004)Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture., , , and . DATE, page 355-360. EDA Consortium, San Jose, CA, USA, (2007)An Embedded Reconfigurable Datapath for SoC., , , , , and . FCCM, page 303-304. IEEE Computer Society, (2005)A case-study on multimedia applications for the XiRisc reconfigurable processor., , , and . ISCAS, IEEE, (2006)Very low complexity prompted speaker verification system based on HMM-modeling., , and . ICASSP, page 3912-3915. IEEE, (2002)A Dataflow Control Unit for C-to-Configurable Pipelines Compilation Flow., , , , and . FCCM, page 332-333. IEEE Computer Society, (2004)A Reconfigurable Processor Architecture and Software Development Environment for Embedded Systems., , , , , , , , and . IPDPS, page 171. IEEE Computer Society, (2003)Decoder-Based Multi-Context Interconnect Architecture., , , , and . ISVLSI, page 231-233. IEEE Computer Society, (2003)