Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An on-chip resonant-gate-drive switched-capacitor converter for near-threshold computing achieving 70.2% efficiency at 0.92A/mm2 current density and 0.4V output.

M. Abdelfattah, M. Swilam, B. Dupaix, D. Smith, A. Fayed, and W. Khalil. ISSCC, page 438-440. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rolf-Walter Briant

Benoît Briand

Ursula Brian

Annette Brians

Brian Schwarz

Other publications of authors with the same name

A calibration-free low-power supply-pushing reduction circuit (SPRC) for LC VCOs.M. Swilam, A. Mohamed, B. Dupaix, W. Khalil, and A. Fayed. ISCAS, page 1-4. IEEE, (2017)Process Specific Functions for Assurance of Analog/Mixed-Signal Integrated Circuits.M. Casto, B. Dupaix, P. Orlando, and W. Khalil. MWSCAS, page 456-459. IEEE, (2019)A fully-integrated switched capacitor voltage regulator for near-threshold applications.M. Abdelfattah, B. Dupaix, S. Naqvi, and W. Khalil. ISCAS, page 201-204. IEEE, (2015)An on-chip resonant-gate-drive switched-capacitor converter for near-threshold computing achieving 70.2% efficiency at 0.92A/mm2 current density and 0.4V output.M. Abdelfattah, M. Swilam, B. Dupaix, D. Smith, A. Fayed, and W. Khalil. ISSCC, page 438-440. IEEE, (2018)A Capacitively Coupled, Pseudo Return-to-Zero Input, Latched-Bias Data Receiver.B. Mathieu, J. McCue, L. Duncan, B. Dupaix, H. Lavasani, and W. Khalil. IEEE J. Solid State Circuits, 53 (9): 2500-2511 (2018)Tracking energy efficiency of near-threshold design using process variation control techniques.M. Abdelfattah, S. Naqvi, B. Dupaix, and W. Khalil. NEWCAS, page 233-236. IEEE, (2014)Sense amplifier offset cancellation and replica timing calibration for high-speed SRAMs.R. Fragasse, B. Dupaix, R. Tantawy, T. James, and W. Khalil. LASCAS, page 1-5. IEEE, (2018)16.6 A 10b DC-to-20GHz multiple-return-to-zero DAC with >48dB SFDR.L. Duncan, B. Dupaix, J. McCue, B. Mathieu, M. LaRue, M. Teshome, M. Choe, and W. Khalil. ISSCC, page 286-287. IEEE, (2017)Analysis of SRAM Enhancements Through Sense Amplifier Capacitive Offset Correction and Replica Self-Timing.R. Fragasse, R. Tantawy, B. Dupaix, T. Dean, D. Disabato, M. Belz, D. Smith, J. McCue, and W. Khalil. IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (6): 2037-2050 (2019)A High Linearity, 2.8 GS/s, 10-bit Accurate, Sample and Hold Amplifier in 130 nm SiGe BiCMOS.R. Tantawy, V. Patel, D. Smith, M. Casto, L. Duncan, B. Dupaix, L. Boglione, J. Goodman, and W. Khalil. ISCAS, page 1-4. IEEE, (2018)

BibSonomy

Disambiguation of "Dupaix, Brian"