Author of the publication

Evaluating Mixed-Precision Arithmetic for 3D Generative Adversarial Networks to Simulate High Energy Physics Detectors.

, , , , , and . ICMLA, page 49-56. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Circuit design of a dual-versioning L1 data cache., , , , , and . Integr., 45 (3): 237-245 (2012)Hardware Acceleration for Query Processing: Leveraging FPGAs, CPUs, and Memory., , , , , , and . Comput. Sci. Eng., 18 (1): 80-87 (2016)A BF16 FMA is All You Need for DNN Training., , , , and . ARITH, page 9. IEEE, (2022)Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory., , , , , , and . PACT, page 361-371. IEEE Computer Society, (2011)Design trade-offs for emerging HPC processors based on mobile market technology., , and . J. Supercomput., 75 (9): 5717-5740 (2019)Using Arm's scalable vector extension on stencil codes., , , , , , , , and . J. Supercomput., 76 (3): 2039-2062 (2020)Compressed Sparse FM-Index: Fast Sequence Alignment Using Large K-Steps., , , , , and . IEEE ACM Trans. Comput. Biol. Bioinform., 19 (1): 355-368 (2022)Circuit design of a dual-versioning L1 data cache for optimistic concurrency., , , , , and . ACM Great Lakes Symposium on VLSI, page 325-330. ACM, (2011)Transactional prefetching: narrowing the window of contention in hardware transactional memory., , , , and . PACT, page 181-190. ACM, (2012)HARP: Adaptive abort recurrence prediction for Hardware Transactional Memory., , , , , and . HiPC, page 196-205. IEEE Computer Society, (2013)