( en | de | ru )

 

Disambiguation of "Ku, Walter H."

Author of the publication

copydeleteadd this publication to your clipboard
Comparison of adaptive lattice filters to LMS transversal filters for sinusoidal cancellation.

, , , and . ICASSP, page 33-36. IEEE Computer Society, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

H Walter

Xin Ku

Ku Teng

Fatma Ku

Walter H Schusser

 

Other publications of authors with the same name

Time-varying behavior of the PARCOR coefficients of lattice filters with nonstationary AR inputs., , and . ICASSP (3), page 384-387. IEEE Computer Society, (1993)A bit-serial floating-point complex multiplier-accumulator for fault-tolerant digital signal processing arrays., , and . ICASSP, page 483-486. IEEE, (1987)beta-bit serial/parallel multipliers., and . VLSI Signal Processing, 2 (4): 219-233 (1991)ADIC-2.C a general-purpose optimization program suitable for integrated circuit design applications using the pseudo objective function substitution method (POSM)., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (11): 1150-1163 (1988)Tracking model of an adaptive lattice filter for a linear chirp signal in noise., , and . ICASSP, page 1869-1872. IEEE Computer Society, (1991)Enhancement of images using the 2-D LMS adaptive algorithm., , , and . ICASSP, page 3029-3032. IEEE Computer Society, (1991)Arithmetic effects in adaptive lattice filters., , , and . ICASSP, page 1917-1920. IEEE Computer Society, (1991)Visualization of myocardial perfusion defects in single photon emission computerized (SPECT) studies., , , and . VBC, volume 2359 of SPIE Proceedings, SPIE, (1994)Probability of Error Evaluation for Multichannel Reception of Coherent MPSK over Ricean Fading Channels., , , and . ICC (1), page 30-35. IEEE, (1997)A three dimensional systolic array architecture for fast matrix multiplication., and . ICASSP, page 782-785. IEEE, (1984)