( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Secure Framework with Remote Configuration of Intellectual Property.

, , и . ICISSP, стр. 564-571. SciTePress, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jürgen Becker

Jürgen Becker

Jürgen Becker

Jürgen Becker

Jürgen Becker

 

Другие публикации лиц с тем же именем

Interference-Aware Memory Allocation for Real-Time Multi-Core Systems., и . RTAS, стр. 148-159. IEEE, (2020)Achieving cost-efficient fail-operational behavior based on inherent redundancy at the system level., , , , и . Microprocess. Microsystems, (ноября 2021)High-speed Hardware Accelerator for Trace Decoding in Real-Time Program Monitoring., , и . LASCAS, стр. 1-4. IEEE, (2021)An Application-Tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing., , и . SBCCI, стр. 341-346. IEEE Computer Society, (2000)FPGA system-on-chip solution for a field oriented hybrid stepper motor control., , и . SSD, стр. 1-6. IEEE, (2012)Towards Policy-based Task Self-Reallocation in Dynamic Edge Computing Systems., , и . INDIN, стр. 1-6. IEEE, (2021)Flexible real-time transmitter at 10 Gbit/s for SCFDMA PONs focusing on low-cost ONUs., , , , , , , , , и 6 other автор(ы). DASIP, стр. 1-8. IEEE, (2014)ProfCounter: Line-Level Cycle Counter for Xilinx OpenCL High-Level Synthesis., , и . ICECS, стр. 618-621. IEEE, (2019)New coating system for direct-deposition of sensors on components of arbitrary size: A novel approach allowing for thinner sensors with higher measuring accuracy., , , , и . IEEE SENSORS, стр. 1-3. IEEE, (2016)Towards Reconfigurable Accelerators in HPC: Designing a Multipurpose eFPGA Tile for Heterogeneous SoCs., , , , , , , , , и . DATE, стр. 628-631. IEEE, (2022)